

# SIDDHARTH INSTITUTE OF ENGINEERING & TECHNOLOGY:: PUTTUR (AUTONOMOUS)

#### Siddharth Nagar, Narayanavanam Road – 517583 QUESTION BANK

**Subject with Code:** MICROPROCESSORS AND MICROCONTROLLERS (20EC0416)

Course & Branch: B.Tech – EEE

Year & Sem: III & II Regulation: R20

#### UNIT-I MICROPROCESSORS, MICROCOMPUTERS AND ASSEMBLY LANGUAGE

1.	a)	Draw the block diagram of a computer and explain the function of each block.	[L2] [CO2]	[6M]
	b)	Draw the block diagram of a computer with microprocessor as CPU and explain each block.	[L2] [CO2]	[6M]
2.	a)	Describe microprocessor based system with bus architecture	[L1] [CO2]	[6M]
2.	b)	Summarize the sequence of steps how the microprocessor works	[L2] [CO1]	[6M]
2	a)	Classify the computer languages and describe each	[L2] [CO2]	[6M]
3.	b)	Compare the computer languages	[L2] [CO1]	[6M]
4.	a)	Write the functions of the following A) Assembler B) Compiler C) Interpreter	[L1] [CO2]	[6M]
	b)	Discuss the development of computers	[L2] [CO1]	[6M]
5.	a)	Summarize the applications mainframes, workstations and single board microcomputers	[L2] [CO1]	[6M]
	b)	Explain microprocessor based temperature system with neat Diagram	[L4] [CO1]	[6M]
6.	a)	Discuss the microprocessor initiated operations	[L2] [CO2]	[6M]
0.	b)	Recall the functions of different Busses in the bus organization	[L1] [CO1]	[6M]
7	a)	Classify the memories and discuss each	[L2] [CO2]	[6M]
7.	b)	Give the details of Latch and tri-state buffer with neat diagrams	[L4] [CO2]	[6M]
8.	a)	Draw the memory address map diagram to interface for 512 bytes from 8000 location	[L3] [CO1]	[6M]
0.	b)	Discuss the following memory models A) RAM B) ROM.	[L2] [CO2]	[6M]
9.	a)	Describe the following memories A) Static RAM B) Dynamic RAM.	[L2] [CO2]	[6M]
	b)	Discuss the following A) PROM B) EPROM C) EEPROM.	[L2] [CO2]	[6M]
10.	a)	Review the I/O devices identification methods	[L2] [CO2]	[6M]
	b)	Explain microcomputer systems	[L2] [CO1]	[6M]

1.	The physical compon	ents of the system is	s known as		[ ]
	A)Hardware	B) Software	C)Program	D)Memory	L J
2.	A set of instructions	written for the mic	roprocessor to perform a	task is called	[ ]
	A) Program	B) Hardware	C) Software	D)Memory	ГЛ
3.	Group of programs is A) Software	s called B) Hardware	C)Program	D)Memory	[ ]
4.	Each processor recog	nize and process a	group of bits called		r 1
	A) Word	•	C)Nibble D)E	Sit	[ ]
5.	LSI means A) Large scale Integ C) Level scale integr	ration	B) Low scale integrati D) None		[ ]
6.	Group of 8 bits is call A) Byte	led B) Nibble	C) Word D) l	Bit	[ ]
7.	Group of 4 bits is call  A) Nibble	,	C) Word D) l		[ ]
8.	,		called Language prog C) High Level		[ ]
9.	The Program written A)Machine	in Binary is called B) Assembly	L Language program C) High Level	D)None	[ ]
10.	The Program written A) High Level	in C, Fortran, Java B) Assembly	a is called Language   C) Assembly	program D)None	[ ]
11.	Low level languages a A)Machine	are B) Assembly	C) Both	D) None	[ ]
12.	The program which to A) Assembler	ranslates mnemoni B) compile	cs to machine code is calle		[ ]
13.		·	· · · · · ·	D)None	[ ]
14.	The translates of language A)Interpreter	ne statement at a ti B) Assembler	me from the source code i C) Machine	nto machine D) Compiler	[ ]

15.	The computers have high speed and high word length.  A) Mainframe B) Personal C)Microcomputer D)Single chip	[ ]
16.	, , , , , , , , , , , , , , , , , , , ,	[ ]
17.	The microcomputers are used for college laboratories and industries  A) Single Board B) Personal C) Workstations D) Single chip	[ ]
18.	The logic design of the microprocessor is called Architecture B) Software C) Program D)Memory	[ ]
19.	The Busses present in processor are A) Address B) Data C)Control D) All	[ ]
20.	Bus is unidirectional A) Address B) Data C) Both D) None	[ ]
21.	Bus is Bidirectional A) Data B) Address C) Both D) None	[ ]
22.	If microprocessor is having 12 address lines then it can address memory locations  A) 4K B) 8K C) 1K D) None	[ ]
23.	If microprocessor address 16K byte memory then required address lines are  A) 14 B) 8 C) 16 D) None	[ ]
24.	In a 32 bit processor the size of data bus is A) 32 B) 64 C) 16 D) None	[ ]
25.	Memory Read is a signal A) Control B) Data C) Address D)None	[ ]
26.	I/O Read is a signal A) Control B) Data C) Address D)None	[ ]
27.	The memory addresses assigned to a memory chip is called A) Memory map B) Data Map C) Control Map D) None	[ ]
28.	Basic element of memory is  A) Flip-flop B) Adder C) Nand gate D) None	[ ]
29.	ROM is A) Read Only Memory B) Random only Memory C) Read once memory D) None	[ ]
30.		[]

	A) Hard disk	B) RAM	C) ROM	D) None	
31.	Primary Memor	y is			F 3
	A) RAM	B) Hard Disk	C) Floppy Disk	D) None	[ ]
32.	Static Memory i	s made up of			r 1
	_	B) Transistor	cs C) Oscillators	D) None	[ ]
33.	Dynamic Memor	ry is made up of			[ ]
	A) Transistors	B) Flip-flop	C) Oscillators	D) None	L J
34.	RAM ism	emory			[ ]
	A) Volatile	B) Non Volatile	e C) Not Erasabl	le D) None	' '
35.	Refreshing circu	it require inm	emory		[ ]
	A) DRAM	B) SRAM	C) PROM	D) None	
36.	ROM ism	•			[ ]
	A) Non-Volatile	B) Volatile	e C) Not readable	le D) None	
37.	The EEPROM e	rases the data at	level		[ ]
	A) Register	B) Block	C) Sector	D) None	LJ
38.	In Peripheral ma	apped I/O the I/Os are	e with bit address		[ ]
	A) 8	B) 16 C) 32	D) None		L J
39.	In Memory Map	ped I/O the I/Os are	with bit address		[ ]
	A) 16	B) 8 C) 32	D) None		L J
40.	The latch, Buffe	rs and bus drivers are	known as Devices		[ ]
	A) Interfacing	B) Storage	C) Addressing	D) None	' '



# SIDDHARTH INSTITUTE OF ENGINEERING & TECHNOLOGY:: PUTTUR (AUTONOMOUS)

#### Siddharth Nagar, Narayanavanam Road – 517583 QUESTION BANK

**Subject with Code:** MICROPROCESSORS AND MICROCONTROLLERS (20EC0416)

Course & Branch: B.Tech – EEE

Year & Sem: III & Regulation: R20

#### UNIT-II 8085 MICROPROCESSOR ARCHITECTURE

1.	a)	Give the details of 8085 microprocessor	[L3] [CO2]	[6M]
	b)	Draw a signal diagram of 8085	[L3] [CO2]	[6M]
2.	a)	Define multiplexing of the Bus .Explain multiplexed data and address in 8085.	[L3] [CO2]	[6M]
	b)	Discuss the control signals in 8085.	[L3] [CO1]	[6M]
	a)	Describe the interrupts in 8085.	[L3] [CO2]	[6M]
3.	b)	Review the following signals A) HOLD B) HLDA C) READY	[L3] [CO1]	[6M]
4.	a)	Recognize the importance of the following signals A) ALE B) INTR C) INTA	[L3] [CO2]	[6M]
4.	b)	With neat diagram explain the microprocessor communication with memory	[L3] [CO1]	[6M]
5.	a)	With neat diagram explain demultiplexing the bus AD7-AD0	[L3] [CO1]	[6M]
3.	b)	Draw the architecture of 8085	[L3] [CO1]	[6M]
6.	a)	Explain different blocks in 8085 architecture	[L3] [CO2]	[6M]
0.	b)	List and discuss flags in 8085	[L3] [CO1]	[6M]
7.	a)	With example explain one, two and three byte instructions	[L4] [CO2]	[6M]
/.	b)	Determine the different ways of specifying the data in the instruction.	[L4] [CO2]	[6M]
	a)	Give the classification of instruction set and any 2 examples in each set	[L4] [CO1]	[6M]
8.	b)	Give the function of the following instructions A) LXI B) SBI C) POP D) JPO E) DI F) XCHG	[L4] [CO2]	[6M]
9.	a)	Calculate the result in A and B registers after executing each of the instructions with initial values of A=56, B=37 And Carry bit is 1.  A) ADD B B) SBB B C) XRA B	[L4] [CO2]	[6M]
	b)	Describe the function of the following instructions A) OUT B) MOV C) XRA D) RLC E) PUSH F) CALL	[L4] [CO2]	[6M]
10.	a)	Calculate the result in A and B registers and carry flag condition after executing each of the following instructions with initial values of A=96, B=82 and Carry bit is 0.  A) MOV A,B B) ADD B C) ANA B	[L4] [CO2]	[6M]
	b)	Discuss the function of the following instructions A) CMA B) IN C) NOP D) HLT E) JC F) ADI	[L4] [CO1]	[6M]

1.	The 8085 is bit processor A) 8 B) 16 C) 4 D) 20	[ ]
2.	The 8085 have bit address bus	[ ]
	A) 16 B) 8 C) 4 D) 20	
3.	The 8085 can address of memory A) 64K B) 8K C) 4K D) 20K	[ ]
4.	address lines are multiplexed with data bus in 8085	[ ]
	A) Lower B) Higher C) Both D) None	
5.	IO/M =0 and Rd=1 and WR=0 the microprocessor is doing operation A) Memory write B) Memory Read C) IO Read D)None	[ ]
6.	$\overline{IO/M}$ =1 and $\overline{Rd}$ =0 and $\overline{WR}$ =1 the microprocessor is doing	[ ]
	A) IO Read B) Memory Read C) IO Write D)None	
7.	ALE means	[ ]
	A) Address Latch Enable B) Address low enable C) Add latch enable D) Bit	
8.	Higher priority interrupt is A) RST7.5 B) RST6.5 C) RST5.5 D) INTR	[ ]
9.	The non MASKABLE Interrupt is A) TRAP B) RST6.5 C) RST5.5 D) INTR	[ ]
10.	Direct Memory Access signal is A) HOLD B) SID C) INTR D)TRAP	[ ]
11.	HOLD acknowledgement signal is A) HLDA B) INTA C) HOAA D) None	[ ]
12.	The program counter is zero when signal goes low	[ ]
	A) RESET IN B) RESET OUT C) INTA D)HLDA	
13.	signal is used for demultiplexing the address and data  A) ALE  B) SOD  C) TRAP  D) DLE	[ ]
14.	The number of control signals required to communicate with memory and IO A) 4 B) 5 C) 6 D) 8	[ ]
15.	Number of 8bit general purpose registers in 8085	[ ]
	A) 7 B) 10 C) 12 D) 20	
16.	The 16bit registers are	[ ]

	A) PC and SP B) PC and A C) SP and B D) D and H	
17.	The Sign bit is 1 if the result is  A) Negative B) Positive C) Both A&B D) Neither A or B	[ ]
18.	AC flag is set when there is a carry from bit tobit	[ ]
10.	A) D3 to D4  B) D4 to D5  C) D6 to D7  D) Do to D1	
19.		[ ]
19.	Number of flags in 8085 are A) 5 B) 6 C) 7 D) 8	LJ
20.	when the instruction is fetched from memory it is placed in register A) Instruction B) Program counter C) Stack Pointer D) None	[ ]
21.	Task to be performed is given as	[ ]
	A) Opcode B) Operand C) Control D) None	
22.	The data to be operated on is called	[ ]
	A) Operand B) Opcode C) Control D) None	
23.	ADD B is byte instruction	[ ]
	A) 1 B) 2 C) 3 D) 4	
24.	ADI 25H is byte instruction	[ ]
	A) 2 B) 1 C) 3 D) 4	
25.	LDA 2050 is byte instruction	[ ]
	A)3 B) 2 C) 1 D) 4	
26.	The various ways of specifying the data in the instruction is called Modes	[ ]
	A) Addressing B) Data C) Control D)None	
27.	BCD stand for	[ ]
	A) Binary Coded Decimal B) Binary code decimal C) Base Coded Decimal D) None	
28.	ASCII is bit Code	
	A) 7 B) 8 C) 9 D) 10	
29.	BCD numbers ranges from	[ ]
	A) 0 to 9 B) 0 to A C) 0 to F D) 0 to 8	
30.	The largest unsigned number processed by 8085 is	[ ]
	A) FF B) AA C) 99 D) None	
31.	An 8 bit register can accommodate number of BCD digits	[ ]
	A) 2 B) 3 C) 4 D) 5	

32.	Which of the following is not a data transfer instruction				
	A) ADI B) LXI C) MOV D) STAX				
33.	Which of the following is not a register pair	[]			
	A) A&B B) B&C C) D&E D) H&L				
34.	In the instruction OUT 8bit the 8 bit indicates Address	[ ]			
	A) Port B) Register C) Interrupt D) Data				
35.	MOV A,M copy the data from address specified by register pair	[ ]			
	A) H&L B) B&C C) D&E D) A&B				
36.	XRA A is results	[ ]			
	A) A=00 B) A=01 C) A=FF D) None				
37.	JNZ checks Flag	[ ]			
	A) Zero B) Parity C) Sign D) None				
38.	JMP checks Flag	[ ]			
	A) Zero B) Parity C) Sign D) None				
39.	PUSH and POP instructions uses	[ ]			
	A) Stack pointer B) Program Counter C) Accumulator D) None				
40.	STC sets Flag	[ ]			
	A) Carry B) Zero C) Sign D) None				



# SIDDHARTH INSTITUTE OF ENGINEERING & TECHNOLOGY:: PUTTUR (AUTONOMOUS)

### Siddharth Nagar, Narayanavanam Road – 517583 QUESTION BANK (DESCRIPTIVE)

**Subject with Code:** MICROPROCESSORS AND MICROCONTROLLERS (20EC0416)

Course & Branch: B.Tech – EEE

Year & Sem: III & Regulation: R20

### $\underline{UNIT-III}$

### The 8051 Architecture

1.	a)	List the features of 8051 microcontroller.	[L1] [CO3]	[6M]
	b)	Differentiate Microprocessor and Microcontroller.	[L2] [CO2]	[6M]
2.	a)	Draw the internal architecture of 8051 microcontroller.	[L3] [CO3]	[6M]
۷.	b)	Explain the function of each block in 8051 microcontroller.	[L2] [CO3]	[6M]
	a)	Draw the pin diagram of 8051 microcontroller.	[L3] [CO3]	[6M]
3.	b)	Describe the functionality of following pins. i) RXD ii) INT iii) T0 iv) PSEN v) EA vi) ALE	[L2] [CO3]	[6M]
4.	a)	Explain the following registers. i) Program Counter ii) Data Pointer	[L2] [CO3]	[6M]
	b)	Review the PSW Register in 8051 microcontroller.	[L1] [CO3]	[6M]
5.	a)	Discuss how the Internal RAM memory is organized in 8051 microcontroller.	[L2] [CO3]	[6M]
<i>J</i> .	b)	Discuss different Functions of ports.	[L2] [CO3]	[6M]
6.	a)	Explain about Timer/counter control logic in 8051 with diagram.	[L2] [CO4]	[6M]
0.	b)	Discuss the TCON Special Function Register.	[L2] [CO3]	[6M]
7.	a)	Explain the role of each bit in TMOD Register.	[L2] [CO3]	[6M]
7.	b)	Give the details of timer mode 0 & mode1.	[L2] [CO3]	[6M]
8.	a)	Discuss the Auto Reload mode in the 8051 microcontroller.	[L2] [CO3]	[6M]
0.	b)	Explain the different serial data transmission modes in 8051.	[L2] [CO3]	[6M]
9.	a)	Describe how the serial communication modes are set using SCON, PCON register in 8051µC	[L1] [CO3]	[6M]
	b)	Explain how the 8051 microcontroller transfers the serial data in UART mode.	[L2] [CO4]	[6M]
10.	a)	Describe the IE and IP registers.	[L1] [CO3]	[6M]
	b)	List and discuss different types of interrupts in the 8051microcontroller.	[L2] [CO3]	[6M]

A) Microcontroller   B) Microprocessor   C) NOC   D) None	1.	are the pro	ocessor chips that general	ly have memory, input po	orts and Output ports within	]	]
2.   8051 Crystal frequency is	••		B) Microprocessor	C) NOC	D) None	1	
A   12MHZ   B   5MHZ   C   2MHZ   D   10MHZ	2			-/		ſ	1
Program Counter of 8051 is bit register	2.			C) 2MHZ	D) 10MHZ		,
A) 16 bit   B) 8 bit   C) 4 bit   D) 2 bit	3	Program Counter of 8051 is bit register					
A	٥.			C) 4 bit	D) 2 bit		
A) 16 bit   B) 8 bit   C) 4 bit   D) 2 bit	4	8051 Data Pointer is	s bit register			[	]
Section   Color   Co	4.	A) 16 bit	B) 8 bit	C) 4 bit	D) 2 bit		
A) 128 bytes   B) 120 bytes   C) 8 bytes   D) 64 bytes	5	8051 Internal RAM	is of	·		[	]
A) 4	5.	A) 128 bytes	B) 120 bytes	C) 8 bytes	D) 64 bytes		
A) 4	6	Number of Register	banks in 8051			[	]
A) 4		A) 4	B) 3	C) 2	D) 8		
A) 4	7	Number of I/O ports	in 8051	,		[	]
8.	/.			C) 2	D) 8	1	
A) 8   B) 4   C) 2   D) 6	0	Port P0 has	_number of pins	• •	• '	[	]
9.   Number of pins in 8051	8.			C) 2	D) 6	1	-
10.		,		, , , , , , , , , , , , , , , , , , ,	1 /	[	1
The 8051 contains	9.			C) 20	D) 8	<b>-</b>   L	-
10.   A)2	10	The 8051 contains	16-bit registers		1 /	Γ	1
11.	10.	A)2	B)3	C)4	D)5		•
A) 34   B) 32   C) 16   D) 8	1.1	The 8051 contains	general purpose	or working registers	1 /	Γ	1
12.	11.				D)8	1	-
A) Flags   B) Tags   C)Ports   D)Clocks	10	are 1-bit regis	sters provided to store the	e results of certain progra	m instructions	[	1
architecture uses the same address in different memories, for code and data A) Hardvard B) Von-Neuman C)Both D)None  The bit addressable area in RAM is	12.					1	-
13.   A) Hardvard   B) Von-Neuman   C)Both   D)None	10					Γ	1
The bit addressable area in RAM is	13.					1	-
A) 20H to 2FH B)00H to 1FH C)30H to 3FH D)10H to 20H  The RAM area above the bit addressable area that can addressable as bytes  A)30H to 7FH B) 20H to 2FH C) F0H to FFH D) 00H to 3FH  The 8-bit register used to hold address of the top of the stack is called as  A) Stack Pointer B) PSW C)DPTR D)TMOD  The 8051 internal RAM addresses from 80H to FFH are called  A) SFR B) PSW C)TCON D)SBUF  The PC is used to address program code bytes from addresses  A)0000h to FFFFh B)00FFh to FFFFh C)100Fh to 0FFFh D)8080h to F0F0h  Port is used as a bidirectional low-order address and data bus for external memory.  A) Port 0 B) Port 1 C)Port 2 D)Port 3  — port is used to supply a high order address byte  A) Port 2 B) Port 3 C)Port 0 D)Port 1  — register is needed to access external RAM  A) DPTR B) PC C) PSW D) TMOD	4.4	,				[	]
A)30H to 7FH B) 20H to 2FH C) F0H to FFH D) 00H to 3FH  16. The 8-bit register used to hold address of the top of the stack is called as A) Stack Pointer B) PSW C)DPTR D)TMOD  17. The 8051 internal RAM addresses from 80H to FFH are called A) SFR B) PSW C)TCON D)SBUF  18. The PC is used to address program code bytes from addresses A)0000h to FFFFh B)00FFh to FFFFh C)100Fh to 0FFFh D)8080h to F0F0h  19. Port is used as a bidirectional low-order address and data bus for external memory. A) Port 0 B) Port 1 C)Port 2 D)Port 3  20. Depart is used to supply a high order address byte A) Port 2 B) Port 3 C)Port 0 D)Port 1  21. Tegister is needed to access external RAM A) DPTR B) PC C) PSW D) TMOD	14.	A) 20H to 2FH	B)00H to 1FH	C)30H to 3FH	D)10H to 20H	1	
A)30H to 7FH B) 20H to 2FH C) F0H to FFH D) 00H to 3FH  16. The 8-bit register used to hold address of the top of the stack is called as A) Stack Pointer B) PSW C)DPTR D)TMOD  17. The 8051 internal RAM addresses from 80H to FFH are called A) SFR B) PSW C)TCON D)SBUF  18. The PC is used to address program code bytes from addresses A)0000h to FFFFh B)00FFh to FFFFh C)100Fh to 0FFFh D)8080h to F0F0h  19. Port is used as a bidirectional low-order address and data bus for external memory. A) Port 0 B) Port 1 C)Port 2 D)Port 3  20. Depart is used to supply a high order address byte A) Port 2 B) Port 3 C)Port 0 D)Port 1  21. Tegister is needed to access external RAM A) DPTR B) PC C) PSW D) TMOD		The RAM area above	re the bit addressable area	that can addressable as l	bytes	[	]
The 8-bit register used to hold address of the top of the stack is called as	15.		1		<del></del>	1	-
The 8051 internal RAM addresses from 80H to FFH are called   A) SFR   B) PSW   C)TCON   D)SBUF			,	,	,	Γ	1
The 8051 internal RAM addresses from 80H to FFH are called A) SFR B) PSW C)TCON D)SBUF  The PC is used to address program code bytes from addresses A)0000h to FFFFh B)00FFh to FFFFh C)100Fh to 0FFFh D)8080h to F0F0h  Port is used as a bidirectional low-order address and data bus for external memory. A) Port 0 B) Port 1 C)Port 2 D)Port 3  ——port is used to supply a high order address byte A) Port 2 B) Port 3 C)Port 0 D)Port 1  ——register is needed to access external RAM A) DPTR B) PC C) PSW D) TMOD	16.	<u> </u>		<u> </u>		1	_
A) SFR B) PSW C)TCON D)SBUF  18. The PC is used to address program code bytes from addresses [ ]  A)0000h to FFFFh B)00FFh to FFFFh C)100Fh to 0FFFh D)8080h to F0F0h  19. Port is used as a bidirectional low-order address and data bus for external memory.  A) Port 0 B) Port 1 C)Port 2 D)Port 3  20. port is used to supply a high order address byte  A) Port 2 B) Port 3 C)Port 0 D)Port 1  21. register is needed to access external RAM  A) DPTR B) PC C) PSW D) TMOD	17	The 8051 internal R	AM addresses from 80H			[	]
A)0000h to FFFFh B)00FFh to FFFFh C)100Fh to 0FFFh D)8080h to F0F0h  19. Port is used as a bidirectional low-order address and data bus for external memory.  A) Port 0 B) Port 1 C)Port 2 D)Port 3  20. port is used to supply a high order address byte  A) Port 2 B) Port 3 C)Port 0 D)Port 1  21. register is needed to access external RAM  A) DPTR B) PC C) PSW D) TMOD	17.	/	/		D)SBUF		
A)0000h to FFFFh B)00FFh to FFFFh C)100Fh to 0FFFh D)8080h to F0F0h  19. Port is used as a bidirectional low-order address and data bus for external memory.  A) Port 0 B) Port 1 C)Port 2 D)Port 3  20. port is used to supply a high order address byte A) Port 2 B) Port 3 C)Port 0 D)Port 1  21. register is needed to access external RAM A) DPTR B) PC C) PSW D) TMOD	18.					] [	]
A) Port 0       B) Port 1       C)Port 2       D)Port 3         20.      port is used to supply a high order address byte       [ ]         A) Port 2       B) Port 3       C)Port 0       D)Port 1         21.      register is needed to access external RAM       [ ]         A) DPTR       B) PC       C) PSW       D) TMOD		,		,	,		
20.      port is used to supply a high order address byte       [ ]         A) Port 2       B) Port 3       C)Port 0       D)Port 1         21.      register is needed to access external RAM       [ ]         A) DPTR       B) PC       C) PSW       D) TMOD	19.					] [	]
A) Port 2       B) Port 3       C)Port 0       D)Port 1         21.       register is needed to access external RAM       [ ]         A) DPTR       B) PC       C) PSW       D) TMOD					ן אוטא(ע ן	Г	1
21. register is needed to access external RAM A) DPTR B) PC C) PSW D) TMOD	20.				D)Port 1	L	J
21. A) DPTR B) PC C) PSW D) TMOD					ן אוט גו(ע ן UIL I	Г	1
	21.				D) TMOD	-	J
1 44. I Timel modes are set using register	22.	Timer modes are set	/	1 -/	1 - /	Γ	1

	A) TMOD	B) TCON	C) SBUF	D) SCON				
23.	Number of timers i	n 8051			[	]		
23.	A) 2	B) 3	C) 4	D) 8				
2.4	The timer counts the	e 8051 oscillator's internal	clock frequency divide	ed by	[	]		
24.	A) 12	B) 8	C)16	D) 32				
25.	Based on M1 and M	MO, Timers in	number of modes.	-	[	]		
	A) Four	B) Three	C) One	D) None				
26.	flag is set v	when timer 1 overflows			]	]		
20.	A) TF1	B) TF0	C) IT1	D) IT0				
27.		to run or stop the timer.	1		[	]		
27.	A) GATE	B) IT1	C) C/T	D) IE1				
28.		make timer acts as a cour		1	[	]		
	A) C/T	B) Gate	C) M1	D) M0				
29.		register and TLX is act as			[	]		
	A) 8,5	B) 8,8	C) 5,8	D) 8,16				
30.	Inmode on	ly TLX counter as an 8-bit	counter.		] [	]		
50.	A) 2	B) 1	C) 0	D) 3				
21	register is	s used to hold the data for	serial data communicat	ion in 8051	]	]		
31.	A) SBUF	B) SCON	C) PCON	D) TCON				
22	Number of progran	nmable modes for serial da	ata communication.	,	[	]		
32.	A) 4	B) 6	C) 5	D) 8				
22	SM0=0, SM1=0 the	en the 8051 transfer the da	ata as	·	[	]		
33.	A) Shift Register	B) 8 bit UART	C) 9 bit UART	D) None				
24	bit of PCON register is set to 1 to double baud rate.					]		
34.	A) SMOD	B) GF1	C) GF0	D) PD				
25	The bit of PCON r	egister used to enter powe	r down configuration is		]	]		
35.	A) PD	B) SMOD	C) IDL	D) GF1				
26	Reception of serial	data will begin if the	bit in SCON is set to 1	for all modes	1	1		
36.	A) REN	B) TB8	C) RB8	D) TI1		_		
37.	SM0 and Sm1 in S	CON to configures S	BUF to receive or trans	mit 8 data bits	[	]		
	A) 00b	B) 01b	C) 10b	D)11b				
38.	/	rovided in the 8051	- /		Г	1		
30.	A) 5	B) 6	C) 7	D) 8		-		
20	When a high level	,	he 8051 enters a reset co		[	]		
39.	A) RST	B) INTO	C) INT1	D)VCC		-		
40	register use	ed to change the interrupts	priority	•	[	]		
40.	A) IP	B) IE	C) SCON	D) TMOD				
		•	•					